Abstract: Bandgap references, packaged in plastic, have been known to shift in voltage, a prepackage to post-package voltage variation. This package shift has been analytically discussed and experimentally investigated in this paper. The culprits for such a variation are the packageinduced stresses present once the reference is encapsulated. Systematic voltage shifts can range from -3 to -7 mV, and is closely related to package type and processing. Major emphasis has been placed on reducing the random package-shift component, since systematic package shift can be trimmed and its temperature coefficient compensated. The package shift is seen to have a systematic positive temperature coefficient; its effects are mitigated as temperature increases. In summary, results of the study show that die-surface planarization techniques and mechanically elastic compliant layers between the die and the package reduce random as well as systematic package shifts. In particular, systematic variations improved from -5 to -2 mV (0.4 to 0.17 % bandgap error) and three-sigma (3σ) variations improved from 8 to 4 mV (0.67 to 0.33 % bandgap error) when adding a 15 µm mechanically compliant layer between the die and the package.
I. INTRODUCTION
Bandgap references are used in a wide variety of integrated systems where accurate and precise voltage references with excellent line regulation and temperature-drift performance are required [1] . Fig. 1 shows, generically, a typical first-order Brokaw type bandgap circuit realized in a Bipolar or a BiCMOS technology. Bandgap references are critical in systems such as linear and switching regulators, analog-to-digital converters, digital-to-analog converters, and other circuits where accuracy and precision as a whole are in great demand. Bandgap references play a pivotal role in determining the accuracy and precision of these systems. Therefore, designers employ different types of trimming techniques and algorithms to compensate for process variations, temperature, and complex second-order and third-order effects [2] .
However, bandgap references encapsulated in plastic packages exhibit a characteristic shift in voltage. Once it is packaged in plastic, the bandgap reference's output voltage differs from its original, non-packaged value. This package shift, unfortunately, is not completely consistent from unit to unit, even if the same encapsulant and packaging technique is used. This randomness is detrimental since designers cannot easily account for this variant in the design phase. Various authors have reported changes in device parameters as a result of mechanical stresses exerted by the plastic encapsulant and the packaging techniques used [3] - [6] . This paper reports the investigation of post-package shift in bandgap voltage references, including the effects on its temperature coefficient. Primary consideration is placed on minimizing the systematic and random package shift. Section II, particularly, discusses the causes of stress in plastic-packaged devices as well as the types of stresses present within the package. Section III delves into the specific effects of mechanical stress on bandgap references.
Section IV illustrates the techniques used to minimize package shifts while Section V details the experimental results of the techniques implemented. In Section VI, conclusions are drawn and discussed.
II. STRESS IN PLASTIC PACKAGES
Integrated Circuits (ICs) encapsulated in plastic have enjoyed popularity in the semiconductor industry because they are relatively inexpensive, compact, and moisture resistant.
In search of system-on-chip solutions, more and more functionality is incorporated into ICs, which increases die size. In the meantime, however, all attempts are also made to reduce the size of the package encapsulating these chips. For plastic packages, unfortunately, this trend implies an increase in the internal stresses placed on the die by the plastic encapsulant, which lead to parametric shifts, cracked passivation, metal movement, and even die cracking [7] .
The main cause for internal stresses in plastic packages is the difference in coefficient of thermal expansion of the plastic mold and the silicon die. Most of the plastic molding is done at a temperature of 175 o C to lower the viscosity of the plastic mold. The plastic, which has a typical coefficient of thermal expansion greater than ten times that of silicon, transmits an everincreasing stress to the chip as the package cools from molding to ambient temperature. While encapsulation is the primary culprit of plastic package shift, the process of die attachment to the leadframe also plays a minor role [5] .
A. Die Attachment
There is a significant difference in the thermal expansion coefficients of silicon and the leadframe. The die-attach process takes place at elevated temperatures, and as the die-leadframe is allowed to cool, the leadframe portion contracts to a greater degree than the silicon die, resulting in residual tensile stresses at the chip surface. This residual stress state prevails in ceramic packages. However, the magnitude of the stress is not sufficient to cause significant parametric shifts, assuming an epoxy die-attach process is used, which is the typical case for plastic packages. The use of solder or gold eutectics for the die-attach process, on the other hand, imposes more stresses on the die. Different types of die-attach compounds as well as mechanically compliant layers between the die and the leadframe have been used to minimize stress at this level [5] .
B. Plastic Encapsulation
After wire bonding, plastic encapsulation is performed at about 175 o C. As the structure is brought to room temperature, the plastic mold contracts to a greater extent than the die due to, again, differences in thermal expansion coefficients. This difference results in normal compressive stresses and shear stresses on the die. For most plastic packages, the normal compressive stresses in the x-direction (s xx ) and the y-direction (s yy ) are about an order of magnitude larger than the normal stress in the vertical z-direction (s zz ). This characteristic difference results because the lateral dimensions of the plastic mold are significantly larger than the thin vertical plastic layer on top. Vertical s zz, of course, increases with thicker layers of plastic mold. The shear-stress tensor <τ xy , τ yz , τ xz > for x-y, y-z, and x-z planes, respectively, is also about an order of magnitude smaller than normal compressive stresses s xx and s yy . A combination of surface normal stresses and shear stresses at the die-plastic interface is responsible for such catastrophic failures as metal deformation, plastic cracking, and die cracking [7] .
Strain gauges placed on chips to identify package stresses have shown that surface compressive stresses s xx and s yy are highest at the center of the die, while s zz is highest at the corners and the edges of the die. All three normal stresses, however, are uniform towards the center of the die while showing large gradients towards the edges and, especially, the corners of the die. All three shear stress components, τ xy , τ yz , and τ xz , are highest at the corners and the edges of the die and lowest towards the center of the die. The shear components show large gradients but they tend to be minimal at the center of the die. Fig. 2 shows the relative magnitudes and distribution of the stresses obtained through finite-element simulations for one quarter of the die [8] . These calculated values may not agree exactly with actual conditions; but, the relative stress magnitudes and the distribution shape are accurate. These stress distributions warrant designers to be conscious of the placement of sensitive analog circuitry on the die.
One of the main vertical compressive stress-related failure mechanisms reported in the literature is the filler-induced mechanism [9] . The plastic mold consists of silica fillers that vary in size and shape, as shown in Fig 3. The fillers are used, among other reasons, to reduce the thermal coefficient expansion of the package to prevent destructive effects like corner and passivation layer cracking as well as metal-line shifts. Depending on the size, shape, and orientation of these fillers, they exert intense stress fields on localized regions of the die. These fillers have been reported to cause failures in sense amplifiers of DRAMs by increasing the source-bulk and drain-bulk leakage currents of MOSFETs by several orders of magnitude [9] .
III. EFFECTS OF MECHANICAL STRESS ON BANDGAP REFERENCES
Compressive stresses, and the resulting strain, can change several physical characteristics of semiconductors. The most significant of these changes are variations in the energy band structure of the semiconductor, which is manifested by increases in minority carrier concentrations. Other important changes include variations in hole and electron mobility as well as generation-recombination levels.
A. Stress Effects in BJTs
Quantum-mechanical studies have shown that changes in the energy band structure results in a decrease in the bandgap energy of semiconductors, like silicon and germanium, and a corresponding increase in minority carrier concentration [10] . Furthermore, these increases in minority carrier concentration depend on the crystalline direction (e. 
where p n and n p are the stressed minority carrier concentrations in n-type and p-type material, respectively, p no and n po are unstressed minority carrier concentrations, and ε n and ε p are the position-dependant strains in n-type and p-type material, respectively, which emphasize that γ is a function of stress. 
where q is the electric charge, k is Boltzman's constant, A is the cross-sectional area of the emitter, n D is the average effective electron-diffusion constant , ) (
T is temperature, W B is the base width, and n p is the base minority carrier density. By substituting (2) in (3), I s can be written as
where I so is the reverse saturation current of the BJT in the unstressed state. Note that, compared to increases in minority carrier concentration, stress-related changes in the electron mobility have been assumed to be negligible on I s as [10] points out. Thus, one of the results of placing stress on a BJT is to increase its reverse saturation current.
B. Stress Effects on Bandgap Voltage
The bandgap voltage V BG for a first-order Brokaw bandgap reference circuit, shown in Fig. 1 , is given by
where V BE1 is the base-emitter voltage of Q 1 , V T is the thermal voltage, and N is the ratio of base-emitter areas of Q 2 and Q 1 ( 
Currents I and I o are the corresponding collector currents of the stressed and unstressed bandgap circuit, respectively. Since N is approximately equal to N o , and assuming that the stress effects on resistor R 1 are negligible (e.g., polysilicon resistors [11] ), I is roughly equal to I o , thereby making package shift
Therefore, the effect of package stress on the bandgap reference is to lower its voltage by an amount approximately given by (11) .
C. Temperature Effects on the Bandgap's Package Shift
Theoretically, post package stress is a result of a difference in the thermal expansion coefficients of the plastic mold and the silicon die. Therefore, it can be shown, approximately, that:
where ε is the die strain, s is the stress on the die, and T is temperature below the molding setpoint T sp , which is usually around 175 o C [12] . The stress placed on the die by the plastic is directly proportional to the molding set temperature. As a result, the bandgap voltage shift worsens with higher temperature differentials from the molding set point. Because stress is directly proportional to temperature deviations, and since ) (ε γ can be approximated by an exponential relationship (Fig. 4) , (11) and (12) show that the bandgap voltage shift resembles a parabolic relationship with temperature:
where 1 k , 0 c , 1 c , and 2 c are physical, semiconductor, and package related constants.
IV. MINIMIZING PACKAGE SHIFT
Because of the complexity and irregularity of the stress in plastic packages, the bandgap package shift, from unit to unit, is not completely consistent. The package shift can therefore be represented with two components: a systematic mean component and a random component. The systematic mean component is largely based on the particular plastic package used and the process used to package it, and is reflective of the stress placed on the die by that package type.
Consequently, the systematic component can be compensated in the design phase. The random component of the shift, on the other hand, is the result of unpredictable variations of the stress matrix and is assumed to conform to a Gaussian distribution.
In statistical analysis, the systematic component can be characterized by the mean (µ) of the distribution and the random component by the standard deviation (σ). other and be compact, should be placed on locations that would take advantage of the symmetrical nature of the stress components (Fig. 2) . If the fabrication process permits, R 1 and R 2 should be designed with a low piezoresistive material. In general, polysilicon resistors exhibit much lower piezoresistivity than diffused resistors.
In minimizing package shift, the effects of overall die aspect ratio, die surface texture, and mechanically compliant layers ("sandwich layers") have been investigated. These experiments were performed with the bandgap reference circuits placed squarely on the center of the die, taking care of matching all appropriate devices. The aspect ratio of the die can determine the level of strain the die experiences under stress. Deformation of the die, such as structural twisting and bending, which is a function of torque placed on the die, affects all the devices on the die and adds to the effects of localized strain. Rectangular structures with large aspect ratios, length to width, are more prone to such deformations under stress than square structures made of the same material. An example of this type of deformation is shown in Fig. 7 . Therefore, square dies potentially yield better performance than their rectangular counterparts in minimizing the random component of the package shift.
Under normal processing, the surface of the die has an uneven texture, mainly a result of the presence of the top metal layer. The top metal lines yield abrupt topographical "humps" while the pitch between them creates "troughs." The field-oxide and passivation layers on top mimic this incoherent texture. A cross-sectional image of a non-planarized wafer is shown in Fig. 8a .
As a result of this coarse surface texture and the fillers in the plastic mold, the stress-field from the plastic mold is non-uniform, as shown in Figs. 8 and 9 . Such a non-uniform field leads to enhanced random shift behavior. Therefore, planarizing the surface, to flatten it, alleviates the random shift. A cross-sectional image of a planarized wafer is shown in Fig. 8b .
An elastic thick-film layer in-between the plastic mold and the die surface can absorb some of the stress from the plastic mold and minimize the "filler-induced effects" by distancing the die away from the filler-loaded plastic. As discussed earlier, the filler-induced effect is very random in nature, depending on the size, the orientation, and the position of the filler particles with respect to the chip surface. Therefore, this 15 µm elastic "sandwich layer" can minimize the random package shift component by achieving a uniform stress field. Fig. 8c shows an image of a chip with a "sandwich layer" placed between the die and the plastic. Note that, before depositing the "sandwich layer" (proprietary stress-relief material), the wafer was planarized.
Other techniques used to minimize package-induced stresses include dropper-applied and spinon overcoats. The dropper-applied and spin-on overcoats are typically very thick layers ultimately preventing the use of very low profile packages. Low stress molding compounds are also used but they are intended to prevent die cracking and delamination and actually yield marginal package-shift improvements.
V. EXPERIMENTAL SETUP AND RESULTS
A test suite was designed to investigate the effects of aspect ratio, die surface texture, and "sandwich layers" on bandgap package shift. The test suite consisted of a well-characterized bandgap reference (Fig. 10) Table 1 . For the devices that were trimmed, only post-package data was obtained. As a result, offset voltage from the "ideal" voltage of 1.2 V was collected for these particular devices, and not the actual package shift.
The packaged n-p-n BJTs' reverse saturation currents increased by roughly 27 % at room temperature. The statistical mean and the standard deviation results of the package shift for the square dies sent through all three processes, the rectangular dies sent through just the normal non-planarizing process, and post-package voltage variations for the trimmed devices are summarized in Table 2 . The table also provides the number of devices tested. The measurements were taken at room temperature. The non-planarized square dies yielded a package shift mean of about 14 % lower than the rectangular dies. The square dies produced a three-sigma (3σ) package shift improvement of 4 % over the rectangular dies. This is marginally better performance and may not be economically justifiable.
When planarized, both the mean and the standard deviation of the square die improved by 16 and 18 %, respectively. With the "sandwich layer" the mean and the standard deviation improved even further. From the planarized to the especially coated dies, the mean improved by 37 % and the standard deviation improved by 36 % while improving 47 and 48 %, respectively, relative to non-planarized dies. Thus, in these experiments, coating the top of the die by a layer of about 15 µm in thickness alleviated random package shift by almost one-half. The offset performance of the trimmed devices showed no significant improvement with planarization.
With the "sandwich layer," however, a 3σ improvement of 35 % was achieved. This sigma improvement, which is the result of the 15 µm layer of mechanically compliant material, intimates that random local stresses were reduced, i.e. the silica-filler effects (Fig. 3) . Global effects caused by die-wide stresses are not expected to improve with a layer only 15 µm thick, which corroborates the hypothesis that global gradients have a lower random component effect.
Improvements are expected to be more significant as the elasticity of the material used for stress relief increases as well as its thickness, of course.
The temperature dependence of the bandgap package shift was also investigated.
Measurements were performed at 15, 25, 50, 75, and 100 o C. The range of temperatures tested was limited by the physical constraints of subjecting the wafer to temperature extremes at the probe station. For example, the temperature could not be taken below 15 o C due to the condensation on the wafer surface; and, similarly, it was difficult to reliably maintain a very high temperature above 100 o C. Fig. 12 shows the temperature variation of the bandgap package shift for several devices. Note that the empirical data indicates a mostly linear relationship of package shift versus temperature, which may just be because a relatively small range of temperature was measured. However, the Temperature Coefficient (TC) of the package shift shows variation from unit to unit, just like package shift itself. For this experiment, assuming a mostly linear TC for the package shift, the average TC was about 0.044 mV/ o C and its standard deviation was about 0.012 mV/ o C. Fig. 13 shows a temperature measurement of a bandgap reference before and after packaging. Note that the TC of the bandgap reference becomes more positive after packaging.
The designer, as a result, can compensate the mean by including the TC of the package shift in the temperature compensation of the circuit.
VI. CONCLUSION
Package-induced offsets, like most real-life parameters, unfortunately, vary from unit to unit while roughly conforming to a Gaussian distribution. For sensitive systems that depend on the bandgap reference for accuracy and precision, this random voltage shift can be a major detriment. From a designer's perspective, the problem is addressed in two ways: (1) compensating the mean offset as well as the mean TC and (2) Values are given for <000>, <111>, and <011> uniaxial compression stress [10] . 
